



**OHIO**  
UNIVERSITY

# Search for Optimum and Scalable COSMOS

**Savas Kaya and Ahmad Al-Ahmadi**

**School of EE&CS  
Russ College of Eng & Tech  
e-mail: [kaya@ohio.edu](mailto:kaya@ohio.edu)**




# Outline

- **Motivation**
  - Limitations of Conventional Static CMOS
  - Technology Base
- **COSMOS Architecture**
- **COSMOS Device Operation**
- **Scaling & Optimization**
- **Conclusions**

# Motivation

## ■ Vertical + Orthogonal CMOS integration : COSMOS

- Stack two MOSFETs under a common gate
  - Eliminate the area required for pMOS
- Improve only hole mobility by using strained SiGe channel
  - pMOS transconductance equal to nMOS
- Reduce parasitics due to wiring and isolating the sub-nets



# Technology Base

- Strained Si/SiGe layers

- Built-in strain traps more carriers and increases mobility



- Equal+high electron and hole mobilities (Jung *et al.*, p.460, EDL'03)
    - Higher Ge%, more the improvements

- SOI (silicon-on-Insulator) substrates

- active areas on buried oxide (BOX) layer

- Reduces unwanted DC leakage and AC parasitics

Cheng *et al.*,  
p.L48, SST'04






# Outline


- **Motivation**
- **COSMOS Architecture**
  - Layer structure
- **COSMOS Devices**
- **Scaling & Optimization**
- **Conclusions**

# COSMOS Structure



- Single common gate: mid-gap metal or poly-SiGe
  - Must be able to tune for set a symmetric threshold
- Ultra-thin channels: 2-6nm to control threshold/leakage
  - Strained  $\text{Si}_{1-x}\text{Ge}_x$  for holes ( $x \geq 0.3$ )
  - Strained or relaxed Si for electrons
- Substrate: SOI – mandatory for COSMOS isolation



Gate  
Insulator  
2DEG  
2DHG




n+ S/D      rlx-Si  
 p+ S/D      str-SiGe  
 m-Gate      Silicon





# COSMOS Structure - 3D View I

- Single gate stack: mid-gap metal or poly-SiGe
  - Must be engineered for a symmetric threshold






# COSMOS Structure - 3D View II

- Conventional self-aligned contacts
  - Doped S/D contacts: p- (blue) or n- (red) type
- Inter-dependence between gate dimensions:

$$\left(\frac{W}{L}\right)_{nMOS} \approx \left(\frac{L}{W}\right)_{pMOS}$$










# Outline

- Motivation
- COSMOS Architecture
- COSMOS Devices
  - Operation
  - I-V Characteristics
  - Logic Gates
- Scaling & Optimization
- Conclusions



# COSMOS Gate Control


- A single gate to control both channels
  - High-mobility strained  $\text{Si}_{1-x}\text{Ge}_x$  ( $x \geq 0.3$ ) buried hole channel
    - High Ge% eliminates parallel conduction and improves mobility
    - Lowers the threshold voltage  $V_T$
  - Electrons are in a surface channel
    - May be relaxed or strained
  - Requires fine tuning for symmetric operation








# 3D Characteristics: 40nm Device

- Symmetric operation
  - No QM corrections
    - Lower  $V_T$
  - Features in sub-threshold operation
    - Related to p-i-n parasitic diode included in 3D



# COSMOS Inverter

- No additional processing
  - Just isolate COSMOS layers and establish proper contacts
  - Significantly shorter output metallization




- |        |          |
|--------|----------|
| n+ S/D | rlx-Si   |
| p+ S/D | str-SiGe |
| m-Gate | BOX      |

COSMOS  
NOT Gate



# 3D TCAD Verification


- Inverter operation verified in 3D



40nm  
COSMOS  
NOT gate  
driving  
 $C_L = 1$ fF  
load

# Applications

- **Low power static CMOS:**
  - Should outperform conventional devices in terms of speed
    - Multiple input circuit example: NOR gate
- **Area tight designs :**
  - FPGA, Sensing/testing,  $\mu$ power etc. ?





# Outline

- Motivation
- COSMOS Architecture
- COSMOS Devices
- Scaling & Optimization
  - Vertical Scaling
  - Lateral Scaling
  - Voltage Scaling
- Conclusions



# Vertical Layer Design

## ■ Structural parameters to set $V_T$ for nMOS and pMOS concurrently

### □ Design parameters:

- Ge% in the strained channel:  $0.3 \leq x \leq 0.7$
- Thickness of the str. SiGe channel:  $t_{\text{SiGe}} \leq 5\text{nm}$
- Gate work-function:  $\phi_{\text{n-polySi}} \leq \phi_{\text{MS}} \leq \phi_{\text{p-polySi}}$
- Si cap thickness:  $t_{\text{Si}} \leq 5\text{nm}$
- SiO<sub>2</sub> equivalent thickness:  $t_{\text{ox}} \leq 2.5\text{nm}$
- Layer order: inverted SiGe/Si layers

*Nominal parameters:*

$$\phi_{\text{MS}} = \phi_{\text{Si}} \text{ (midgap)}$$

$$t_{\text{SiGe}} = 3\text{nm}$$

$$t_{\text{Si}} = 2\text{nm}$$

$$t_{\text{ox}} = 1\text{nm}$$

## ■ Main design issues:

- Setting MOS thresholds
  - Symmetric operation
- Preventing parasitic hole conduction






# 1D Design: Ge%

- **Ge% independently sets the pMOS threshold**

- **Symmetric operation for a 3nm strained SiGe channel**
  - **x=0.3 for midgap metal gate**
  - **x=0.7 requires  $V_T$  tuning via channel thickness or gate barrier**
- **Parasitic channel**
  - **Sufficient latitude for design**





# 1D Design: Str. SiGe Thickness

## ■ Str. SiGe layer thickness mainly influences the pMOS threshold

□ Sufficient latitude for design

□ Symmetric operation for

■  $t_{\text{SiGe}}=1\text{nm}$  for 70% Ge



■  $t_{\text{SiGe}}=4\text{nm}$  for 35% Ge


□ Parasitic channel buffer

■  $\sim 0.2\text{V}$  for 70% Ge



■  $\sim 0.45\text{V}$  for 35% Ge



■ The thicker SiGe the larger the buffer






# Lateral Scaling

- Unusual (complicated) scaling characteristics
  - for  $L_g < 30\text{nm}$ ,  $I_{DS}$  reduced and  $V_T$  grows
  - Results from reciprocal coupling W/L ratios
- Scaling limit depends on total channel thickness
  - For  $t_{ch} = 5\text{nm}$ ,  $L \geq 20\text{ nm}$  appears to be reasonable



# Voltage Scaling (1)


- Significant ( $\sim \mu\text{A}$ ) asymmetric static leakage
  - Due to parasitic p-i-n diode turning ON for  $V_{\text{drive}} > 1\text{V}$





# Voltage Scaling (2)

- Suitable for low-power applications
  - Limited by static leakage and noise margin
- Figures of merit for 36nm COSMOS @  $C_L = 1\text{fF}$ ,  $|V_{DD}| = 0.5\text{V}$ 
  - $\tau_d \sim 150\text{ps}$
  - No loss of NM
  - $I_{\text{static}} \sim 10\text{ nA}$





# Summary & Conclusions

- **Described a novel CMOS architecture**
  - COSMOS  $\Rightarrow$  Single gate symmetric CMOS
  - Suitable for low-power & area tight applications
- **Used 3D simulations to verify operation**
- **Identified performance figures and applications**
  - $\pm 0.5V$  bipolar digital operation
  - $\sim 100ns$  delays  $\Rightarrow$  GHz digital operation
  - Limited due to static leakage
- **Different scaling behaviour**
  - $V_T$  grows at smaller gate lengths
  - 20 nm gate length is achievable
  - Concerns for end-of-roadmap (10 nm) requirements.